A small tool to view real-world ActivityPub objects as JSON! Enter a URL
or username from Mastodon or a similar service below, and we'll send a
request with
the right
Accept
header
to the server to view the underlying object.
{
"@context": "https://www.w3.org/ns/activitystreams",
"type": "OrderedCollectionPage",
"orderedItems": [
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1644330174260449290",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2M-IP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s 14-bit 4.32 GSps Wide Band Analog-to-Digital Converter (ADC) utilizing a time-interleaved pipeline architecture. This ADC, designed for high-speed and high-performance applications, is now available for white box licensing with no royalty fees and offers full modification rights and unlimited use.<br /><br />Key Features:<br />•\tExceptional Performance: The 14-bit Time-Interleaved Pipeline ADC delivers a stunning 4.32 GSps sampling rate, ensuring superior performance in demanding applications.<br />•\tHigh Signal Fidelity: Achieve a 60dBFS Signal-to-Noise Ratio (SNR) and 9.7 Effective Number of Bits (ENOB) for input frequencies ranging from 54 MHz to 1794 MHz.<br />•\tFlexible Input Handling: Supports external AC coupling for the input signal and provides a 1.0Vpp differential full-scale input with buffered analog inputs.<br />•\tWide Input Signal Bandwidth: Handles input signals with a bandwidth ranging from 54 MHz to 1794 MHz.<br />•\tEfficient Power Management: Operates on two power supplies – 1.8V for analog circuitry and 1.0V for digital compensation – with an additional power down mode for energy efficiency.<br />•\tHigh Data Throughput: Offers 16x14bits data output at 270 MHz, coupled with a Data Ready output at 270 MHz, ensuring seamless data handling and integration.<br />•\tSilicon Proven Technology: Based on the robust 28FDSOI process, this ADC has been extracted from a production DOCSIS Tuner Set-Top Box (STB) chip, underscoring its reliability and performance.<br />•\tLicense Flexibility: Available for white box licensing, this ADC allows for no royalty fees and grants full modification rights and unlimited use, empowering developers to tailor solutions to their specific needs.<br /><br />Applications:<br /><br />This advanced ADC is ideal for a range of applications, including high-speed communications, digital signal processing, radar systems, and other high-performance electronic systems requiring rapid and precise data conversion.<br /><br />For more information about the 14-bit 4.32Gsps ADC IP Core and how it can benefit your projects, or to inquire about licensing options and pricing please drop a request / Mail at contact@t-2-m.com<br /><br />About T2M: T2MIP is the global independent semiconductor technology expert, supplying complex semiconductor IP Cores, Software, KGD, and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1644330174260449290",
"published": "2024-06-03T11:41:03+00:00",
"attachment": [
{
"type": "Document",
"url": "https://cdn.minds.com/fs/v1/thumbnail/1644330160918368257/xlarge/",
"mediaType": "image/jpeg",
"height": 898,
"width": 1080
}
],
"source": {
"content": "T2M-IP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s 14-bit 4.32 GSps Wide Band Analog-to-Digital Converter (ADC) utilizing a time-interleaved pipeline architecture. This ADC, designed for high-speed and high-performance applications, is now available for white box licensing with no royalty fees and offers full modification rights and unlimited use.\n\nKey Features:\n•\tExceptional Performance: The 14-bit Time-Interleaved Pipeline ADC delivers a stunning 4.32 GSps sampling rate, ensuring superior performance in demanding applications.\n•\tHigh Signal Fidelity: Achieve a 60dBFS Signal-to-Noise Ratio (SNR) and 9.7 Effective Number of Bits (ENOB) for input frequencies ranging from 54 MHz to 1794 MHz.\n•\tFlexible Input Handling: Supports external AC coupling for the input signal and provides a 1.0Vpp differential full-scale input with buffered analog inputs.\n•\tWide Input Signal Bandwidth: Handles input signals with a bandwidth ranging from 54 MHz to 1794 MHz.\n•\tEfficient Power Management: Operates on two power supplies – 1.8V for analog circuitry and 1.0V for digital compensation – with an additional power down mode for energy efficiency.\n•\tHigh Data Throughput: Offers 16x14bits data output at 270 MHz, coupled with a Data Ready output at 270 MHz, ensuring seamless data handling and integration.\n•\tSilicon Proven Technology: Based on the robust 28FDSOI process, this ADC has been extracted from a production DOCSIS Tuner Set-Top Box (STB) chip, underscoring its reliability and performance.\n•\tLicense Flexibility: Available for white box licensing, this ADC allows for no royalty fees and grants full modification rights and unlimited use, empowering developers to tailor solutions to their specific needs.\n\nApplications:\n\nThis advanced ADC is ideal for a range of applications, including high-speed communications, digital signal processing, radar systems, and other high-performance electronic systems requiring rapid and precise data conversion.\n\nFor more information about the 14-bit 4.32Gsps ADC IP Core and how it can benefit your projects, or to inquire about licensing options and pricing please drop a request / Mail at contact@t-2-m.com\n\nAbout T2M: T2MIP is the global independent semiconductor technology expert, supplying complex semiconductor IP Cores, Software, KGD, and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1644330174260449290/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1449347532982325257",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.2 OTG Controller and PHY IP Cores in major Fabs and Nodes as small as 12nm. This USB solution is a cornerstone for data transfer for industrial and consumer applications with an outstanding track record of mass production in a wide range of products.<br /><br />USB 3.2 OTG Controller and PHY IP transceiver core offers all USB 3.2 OTG, Host and peripheral applications and can be configured to support any combinations of USB 3.2 interface speeds of 20Gbps (dual lane) or 10Gbps. While operating in Device Mode it can be dynamically configured to support configurable number of endpoints, interfaces, and configurations and while operating in host mode, it can optionally be configured to support hubs. The complete solution for USB 3.2 IP cores enables drivers to be reused minimizing software development overheads and associated risks involved with custom bare metal driver solutions.<br /><br />USB 3.2 OTG Controller IP cores can be configured to support all types of USB transfers - be it Bulk, Interrupt and Isochronous. It has full support for all low power features of the USB Specification supporting Suspend, Remote Wakeup and USB 3.0 and USB 2.0 Link Power Management States. USB 3.2 OTG controller has full support for all USB 2.0 test modes features as well as USB 3.0 compliance and USB 3.0 loopback modes which is required for obtaining USB IF certification. This IP core includes OTG features such as RSP, SRP, HNP and ADP along with software configurable options to turn these on/off features.<br /><br />USB 3.2 PHY IP Cores is compliant with USB 3.2 and 2.0 electrical specifications and supports both the UTMI+ and PIPE4.0 specifications. It includes high-speed mixed signal circuits to enable Gen2 and Gen1 traffic and is backward compatible to high-speed (480Mbps), full-speed (12Mbps), and low-speed (1.5Mbps) data rates. The Physical layer incorporates an active switch to support bi-directional plug-in and particular functionalities to support the USB Type-C connector. With clock inputs from 25MHz crystal oscillator and external clock sources from the core, it integrates an active switch to support the orientation-less connection with USB Type-C connector and is available in both wire-bond and flip-chip package type.<br /><br />USB 3.2 OTG Controller & PHY IP cores in 12nm, 28nm and 40nm has been used in semiconductor industry’s Scanners, Digital cameras, Removable media drives, Mass storage devices, Display and docking applications, Cloud computing, Automotive applications, Consumer applications, Smartphones and other industrial uses…<br /><br />In addition to USB 3.2 Controller & PHY IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes HDMI, Display Port, MIPI (CSI, DSIm UniPro, UFS, RFFE, I3C), PCIe, DDR, 1G Ethernet, V-by-One, programmable SerDes, OnFi and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.<br /><br />Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo<br /><br />About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1449347532982325257",
"published": "2022-12-13T10:29:38+00:00",
"attachment": [
{
"type": "Document",
"url": "https://cdn.minds.com/fs/v1/thumbnail/1449347502007390211/xlarge/",
"mediaType": "image/jpeg",
"height": 1080,
"width": 1080
}
],
"source": {
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.2 OTG Controller and PHY IP Cores in major Fabs and Nodes as small as 12nm. This USB solution is a cornerstone for data transfer for industrial and consumer applications with an outstanding track record of mass production in a wide range of products.\n\nUSB 3.2 OTG Controller and PHY IP transceiver core offers all USB 3.2 OTG, Host and peripheral applications and can be configured to support any combinations of USB 3.2 interface speeds of 20Gbps (dual lane) or 10Gbps. While operating in Device Mode it can be dynamically configured to support configurable number of endpoints, interfaces, and configurations and while operating in host mode, it can optionally be configured to support hubs. The complete solution for USB 3.2 IP cores enables drivers to be reused minimizing software development overheads and associated risks involved with custom bare metal driver solutions.\n\nUSB 3.2 OTG Controller IP cores can be configured to support all types of USB transfers - be it Bulk, Interrupt and Isochronous. It has full support for all low power features of the USB Specification supporting Suspend, Remote Wakeup and USB 3.0 and USB 2.0 Link Power Management States. USB 3.2 OTG controller has full support for all USB 2.0 test modes features as well as USB 3.0 compliance and USB 3.0 loopback modes which is required for obtaining USB IF certification. This IP core includes OTG features such as RSP, SRP, HNP and ADP along with software configurable options to turn these on/off features.\n\nUSB 3.2 PHY IP Cores is compliant with USB 3.2 and 2.0 electrical specifications and supports both the UTMI+ and PIPE4.0 specifications. It includes high-speed mixed signal circuits to enable Gen2 and Gen1 traffic and is backward compatible to high-speed (480Mbps), full-speed (12Mbps), and low-speed (1.5Mbps) data rates. The Physical layer incorporates an active switch to support bi-directional plug-in and particular functionalities to support the USB Type-C connector. With clock inputs from 25MHz crystal oscillator and external clock sources from the core, it integrates an active switch to support the orientation-less connection with USB Type-C connector and is available in both wire-bond and flip-chip package type.\n\nUSB 3.2 OTG Controller & PHY IP cores in 12nm, 28nm and 40nm has been used in semiconductor industry’s Scanners, Digital cameras, Removable media drives, Mass storage devices, Display and docking applications, Cloud computing, Automotive applications, Consumer applications, Smartphones and other industrial uses…\n\nIn addition to USB 3.2 Controller & PHY IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes HDMI, Display Port, MIPI (CSI, DSIm UniPro, UFS, RFFE, I3C), PCIe, DDR, 1G Ethernet, V-by-One, programmable SerDes, OnFi and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.\n\nAvailability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo\n\nAbout T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1449347532982325257/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1419248361151664130",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of a 5G Sub 6GHz RF Transceiver IP cores in 22nm LP RF.",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1419248361151664130",
"published": "2022-09-21T09:06:16+00:00",
"source": {
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of a 5G Sub 6GHz RF Transceiver IP cores in 22nm LP RF.",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1419248361151664130/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1399013054494019595",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "5G Sub-6GHz RF Transceiver IP Cores, available for immediate licensing to the customers for Cellular and Industrial IoT applications.<br /><br />For More info visit on: <a href=\"https://t-2-m.com/semiconductor-ip-core/cellular-sub-6-ghz-5g-rf-transceiver-silicon-proven-ip\" target=\"_blank\">https://t-2-m.com/semiconductor-ip-core/cellular-sub-6-ghz-5g-rf-transceiver-silicon-proven-ip</a><br /><br /><a href=\"https://www.minds.com/search?f=top&t=all&q=5G4GHz\" title=\"#5G4GHz\" class=\"u-url hashtag\" target=\"_blank\">#5G4GHz</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=RFTransceiverIP\" title=\"#RFTransceiverIP\" class=\"u-url hashtag\" target=\"_blank\">#RFTransceiverIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=4G4GHz\" title=\"#4G4GHz\" class=\"u-url hashtag\" target=\"_blank\">#4G4GHz</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=TransceiverIP\" title=\"#TransceiverIP\" class=\"u-url hashtag\" target=\"_blank\">#TransceiverIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=UltralowpowerTransceiverIP\" title=\"#UltralowpowerTransceiverIP\" class=\"u-url hashtag\" target=\"_blank\">#UltralowpowerTransceiverIP</a>",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1399013054494019595",
"published": "2022-07-27T12:58:23+00:00",
"source": {
"content": "5G Sub-6GHz RF Transceiver IP Cores, available for immediate licensing to the customers for Cellular and Industrial IoT applications.\n\nFor More info visit on: https://t-2-m.com/semiconductor-ip-core/cellular-sub-6-ghz-5g-rf-transceiver-silicon-proven-ip\n\n#5G4GHz #RFTransceiverIP #4G4GHz #TransceiverIP #UltralowpowerTransceiverIP",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1399013054494019595/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1386302795656728583",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "<a href=\"https://www.minds.com/t2mip/blog/ufs-3-1-1386302780955693069\" target=\"_blank\">https://www.minds.com/t2mip/blog/ufs-3-1-1386302780955693069</a>",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1386302795656728583",
"published": "2022-06-22T11:12:18+00:00",
"source": {
"content": "https://www.minds.com/t2mip/blog/ufs-3-1-1386302780955693069",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1386302795656728583/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1386302602177679364",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "全球独立的半导体 IP 核供应商和技术专业公司 T2MIP 很高兴地宣布，完成了向某中国头部手机芯片设计公司的将其合作伙伴符合 JEDEC 标准且经过硅验证的整体 UFS 解决方案的整体授权给一家中国一级公司，包括 UFS v3.1 主机控制器 IP 核、MIPI M-PHY v4.1 IP 核和 MIPI UniPro v1.8 IP 核，客户将用于在其其 芯片中对UFS 设备的管理应用采用这个方案，这个方案以可最大限度的提高高密度数据闪存的处理速度。该解决方案符合 JEDEC 标准要求，来自T2MIP的合作伙伴，通过硅验证。<br /><br />该IP组合包括 M-PHY、Unipro 和 UFS 控制器整体 UFS 3 解决方案以打包形式提供，包括 M-PHY、Unipro 和 UFS 控制器的 IP 核，以及除这些IP核外还，还包括集成在一起的小型模块，形成了模块化的专门一种复杂而又高度模块化的设计，。这些小型模块包括 F-PHY、稳压器、电压检测器、振荡器、热传感器、噪声发生器、GPIO 和电源开关等，这种模块化的 UFS 3一体解决方案有助于维护和执行接口管理和电源管理/控制过程的维护和执行，从而简化其导入面向芯片系统设计的的实施和集成过程。 <br /><br />该解决方案最重要的部分的核心部分是 UFS v3.1 主机控制器 IP 核，这是一个 UFS 同步串行接口，适用于低功耗设计可用于需要减少功耗的应用，其最基本的实现用途是帮助主机处理器和大容量存储设备（如闪存和其他非易失性存储器）之间的进行通信。这种通信需要是通过 UFS 设备实现的，使用 MIPI UniPro 作为协议链接并使用 MPHY 作为 PHY 层。该 UFS 遵循常用方法，在 TAG 重叠/LBA 重叠的帮助支持下，可实现数据块在指定存储在计算机存储设备上的数据块的位置上的指定存储。其结构化的同步设计可以实现全方位的 UPIU 数据包全方位的数据输入和数据输出。 <br /><br />MIPI M-PHY 和 MIPI Unipro 控制器 IP 核是作为无损和高密度闪存的整体 UFS 解决方案的必要组成部分进行授权的。该 MIPI M-PHY v4.1 IP 核是一种具有高带宽能力的串行接口技术，并且能够支持为移动应用特别开发的最高 速率达11.6Gbps 的 HS Gear4 速率，这是为移动应用特别开发的技术，具有引脚数量较少和功耗功率效率非常高的特点。MIPI Unipro v1.8 控制器 IP 核提供了通过 MIPI M-PHY 实现链接控制 UniPro 链接的功能。这是一种高性能、芯片到芯片、用于移动应用的串行互连总线，其最大 R/W 速率性能高达 2170MB/s。<br /><br />UFS 主机控制器 IP 核与 MIPI M-PHY IP 核和 MIPI UniPro 控制器 IP 核也广泛已应用于半导体设计领域的行业的企业计算、存储区域网络、无线和移动设备、物联网、嵌入式系统和其他消费电子产品……<br />除了 UFS、M-PHY 和 Unipro IP 核，<br />T2M 广泛的硅接口 IP 核系列还包括 USB、HDMI、显示端口、DDR、MIPI（CSI、DSI、Soundwire、I3C）、PCIe、10/100/1000 以太网、V by One、可编程 SerDes、SD/eMMC 等，可在主要工厂以低至 7 纳米的工艺几何尺寸进行生产。这些产品还可以根据要求被移植到其他晶圆代工厂和前沿制程节点。<br /><br />可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至<br /><br />关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1386302602177679364",
"published": "2022-06-22T11:11:35+00:00",
"source": {
"content": "全球独立的半导体 IP 核供应商和技术专业公司 T2MIP 很高兴地宣布，完成了向某中国头部手机芯片设计公司的将其合作伙伴符合 JEDEC 标准且经过硅验证的整体 UFS 解决方案的整体授权给一家中国一级公司，包括 UFS v3.1 主机控制器 IP 核、MIPI M-PHY v4.1 IP 核和 MIPI UniPro v1.8 IP 核，客户将用于在其其 芯片中对UFS 设备的管理应用采用这个方案，这个方案以可最大限度的提高高密度数据闪存的处理速度。该解决方案符合 JEDEC 标准要求，来自T2MIP的合作伙伴，通过硅验证。\n\n该IP组合包括 M-PHY、Unipro 和 UFS 控制器整体 UFS 3 解决方案以打包形式提供，包括 M-PHY、Unipro 和 UFS 控制器的 IP 核，以及除这些IP核外还，还包括集成在一起的小型模块，形成了模块化的专门一种复杂而又高度模块化的设计，。这些小型模块包括 F-PHY、稳压器、电压检测器、振荡器、热传感器、噪声发生器、GPIO 和电源开关等，这种模块化的 UFS 3一体解决方案有助于维护和执行接口管理和电源管理/控制过程的维护和执行，从而简化其导入面向芯片系统设计的的实施和集成过程。 \n\n该解决方案最重要的部分的核心部分是 UFS v3.1 主机控制器 IP 核，这是一个 UFS 同步串行接口，适用于低功耗设计可用于需要减少功耗的应用，其最基本的实现用途是帮助主机处理器和大容量存储设备（如闪存和其他非易失性存储器）之间的进行通信。这种通信需要是通过 UFS 设备实现的，使用 MIPI UniPro 作为协议链接并使用 MPHY 作为 PHY 层。该 UFS 遵循常用方法，在 TAG 重叠/LBA 重叠的帮助支持下，可实现数据块在指定存储在计算机存储设备上的数据块的位置上的指定存储。其结构化的同步设计可以实现全方位的 UPIU 数据包全方位的数据输入和数据输出。 \n\nMIPI M-PHY 和 MIPI Unipro 控制器 IP 核是作为无损和高密度闪存的整体 UFS 解决方案的必要组成部分进行授权的。该 MIPI M-PHY v4.1 IP 核是一种具有高带宽能力的串行接口技术，并且能够支持为移动应用特别开发的最高 速率达11.6Gbps 的 HS Gear4 速率，这是为移动应用特别开发的技术，具有引脚数量较少和功耗功率效率非常高的特点。MIPI Unipro v1.8 控制器 IP 核提供了通过 MIPI M-PHY 实现链接控制 UniPro 链接的功能。这是一种高性能、芯片到芯片、用于移动应用的串行互连总线，其最大 R/W 速率性能高达 2170MB/s。\n\nUFS 主机控制器 IP 核与 MIPI M-PHY IP 核和 MIPI UniPro 控制器 IP 核也广泛已应用于半导体设计领域的行业的企业计算、存储区域网络、无线和移动设备、物联网、嵌入式系统和其他消费电子产品……\n除了 UFS、M-PHY 和 Unipro IP 核，\nT2M 广泛的硅接口 IP 核系列还包括 USB、HDMI、显示端口、DDR、MIPI（CSI、DSI、Soundwire、I3C）、PCIe、10/100/1000 以太网、V by One、可编程 SerDes、SD/eMMC 等，可在主要工厂以低至 7 纳米的工艺几何尺寸进行生产。这些产品还可以根据要求被移植到其他晶圆代工厂和前沿制程节点。\n\n可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至\n\n关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1386302602177679364/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1385926045504376835",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "Cellular (NB-IoT/ 5G) and Multi-Constellation GNSS IP core available for IoT applications. For further information on licensing options & pricing please visit on: <a href=\"https://t-2-m.com/\" target=\"_blank\">https://t-2-m.com/</a>",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1385926045504376835",
"published": "2022-06-21T10:15:17+00:00",
"source": {
"content": "Cellular (NB-IoT/ 5G) and Multi-Constellation GNSS IP core available for IoT applications. For further information on licensing options & pricing please visit on: https://t-2-m.com/",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1385926045504376835/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1376432331543285779",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of Wireless RF Transceiver/ Receiver IP cores that includes Bluetooth, WiFi ax, Sub4 and Sub6 GHz 5G RF, NB-IoT, GNSS, UWB etc. IP cores for integration to your SoC targeted for low power IoT applications.<br /><br />The Bluetooth RF Transceiver IP Core is silicon proven in 40nm ULP / 22nm ULL process and fully compliant to the Bluetooth SIG standards: Bluetooth Classic (BR/EDR), Bluetooth Low Energy (BLE) v5.3 & 802.15.4 (ZigBee) implementations. This RF IP Cores is a perfect solution for battery powered audio SoC applications such as TWS Earbuds, Headphones, Hearing Aids, Wearables, Sports, Health, as well as Cellular, Automotive, TV, STB & RCU applications.<br /><br />The WiFi ax + BLE +15.4 RF Transceiver IP core supporting 2.4GHz frequency with integrated PA in 22nm ULL is available for ultra-low power IoT chipsets. The RF IP cores is fully compliant to WiFi IEEE 802.11 ax standard, IEE 802.15.4 standard & the Bluetooth LE (BLE) v5.3 standard, integrating all functional blocks including PA, transmitter, receiver, Frac-N frequency synthesizer, PMU & Interfaces. The WiFi ax RF IP Cores is optimized for ultra-low power and very small die area for low-cost / low-power IoT applications such as wearables, logistics, smart home, smart lighting, sensors, appliances etc.<br /><br />The 5G Sub-6GHz RF Transceiver IP cores in 22nm LP process is available for Cellular applications. Fully compliant to 3GPP standards the 5G Sub 6GHz RF Transceiver IP is a 2x2 configuration with integrated frequency synthesizer and Analog-Mixed signal functions, suitable for low power IoT applications. The RF IP cores supports Cellular 3GPP 5G/4G/3G applications and is also ideal for Fixed Wireless Access with high level of programmability. Supports both FDD and TDD mode, in addition.<br /><br />The LTE NB-IoT / Cat M UE Low power RF Transceiver IP cores silicon proven in 40nm ULP and recently licensed to a Tier-1 semiconductor company is the state-of-the-art IP with full compliance to 3GPP standards. The IP Cores is silicon proven in 40nm ULP and supports NB1 and Cat-M bands. With the RF frequency supported from 400MHz-2.8GHz and channel BW of 0.2-1.4MHz the RF IP cores is perfectly suitable for IoT applications. The integrated frequency synthesizer supports both HD-FDD and TDD mode with integrated PA and optional integrated LDOs.<br /><br />The GNSS RF Receiver IP cores is a fully integrated RF with Multi-constellation support (GPS, Galileo, GLONASS, Beidou3, QZSS, NavIC, SBAS, A-GPS). The RF IP cores supports both L1 and L5 bands and is silicon proven in 40nm ULP. The RF IP cores is optimized for low-power and functionality for various applications including Wearables and IoT devices and also for high performance applications including Automotive Navigation and continuous tracking. <br /><br />Availability: These RF Transceiver IP cores are available for immediate licensing. For further information on licensing options and pricing please drop a request at: contact.<br /><br />T2M’s broad Wireless and Cellular IP cores also includes matching Digital and SW IPs for these RF Transceiver IP cores including, Bluetooth SW Stack and profiles, 5G UE and g-nodeB L1-L2-L3 Stack IPs, NB-IoT Protocol Stack SW + Digital, GNSS Multi-constellation Digital IP with ultra-low power and high performance. The wide portfolio also includes Interface and high speed Analog data convertors. These IPs are available for immediate licensing<br /><br />About T2M: T2M-IP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1376432331543285779",
"published": "2022-05-26T05:30:40+00:00",
"source": {
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of Wireless RF Transceiver/ Receiver IP cores that includes Bluetooth, WiFi ax, Sub4 and Sub6 GHz 5G RF, NB-IoT, GNSS, UWB etc. IP cores for integration to your SoC targeted for low power IoT applications.\n\nThe Bluetooth RF Transceiver IP Core is silicon proven in 40nm ULP / 22nm ULL process and fully compliant to the Bluetooth SIG standards: Bluetooth Classic (BR/EDR), Bluetooth Low Energy (BLE) v5.3 & 802.15.4 (ZigBee) implementations. This RF IP Cores is a perfect solution for battery powered audio SoC applications such as TWS Earbuds, Headphones, Hearing Aids, Wearables, Sports, Health, as well as Cellular, Automotive, TV, STB & RCU applications.\n\nThe WiFi ax + BLE +15.4 RF Transceiver IP core supporting 2.4GHz frequency with integrated PA in 22nm ULL is available for ultra-low power IoT chipsets. The RF IP cores is fully compliant to WiFi IEEE 802.11 ax standard, IEE 802.15.4 standard & the Bluetooth LE (BLE) v5.3 standard, integrating all functional blocks including PA, transmitter, receiver, Frac-N frequency synthesizer, PMU & Interfaces. The WiFi ax RF IP Cores is optimized for ultra-low power and very small die area for low-cost / low-power IoT applications such as wearables, logistics, smart home, smart lighting, sensors, appliances etc.\n\nThe 5G Sub-6GHz RF Transceiver IP cores in 22nm LP process is available for Cellular applications. Fully compliant to 3GPP standards the 5G Sub 6GHz RF Transceiver IP is a 2x2 configuration with integrated frequency synthesizer and Analog-Mixed signal functions, suitable for low power IoT applications. The RF IP cores supports Cellular 3GPP 5G/4G/3G applications and is also ideal for Fixed Wireless Access with high level of programmability. Supports both FDD and TDD mode, in addition.\n\nThe LTE NB-IoT / Cat M UE Low power RF Transceiver IP cores silicon proven in 40nm ULP and recently licensed to a Tier-1 semiconductor company is the state-of-the-art IP with full compliance to 3GPP standards. The IP Cores is silicon proven in 40nm ULP and supports NB1 and Cat-M bands. With the RF frequency supported from 400MHz-2.8GHz and channel BW of 0.2-1.4MHz the RF IP cores is perfectly suitable for IoT applications. The integrated frequency synthesizer supports both HD-FDD and TDD mode with integrated PA and optional integrated LDOs.\n\nThe GNSS RF Receiver IP cores is a fully integrated RF with Multi-constellation support (GPS, Galileo, GLONASS, Beidou3, QZSS, NavIC, SBAS, A-GPS). The RF IP cores supports both L1 and L5 bands and is silicon proven in 40nm ULP. The RF IP cores is optimized for low-power and functionality for various applications including Wearables and IoT devices and also for high performance applications including Automotive Navigation and continuous tracking. \n\nAvailability: These RF Transceiver IP cores are available for immediate licensing. For further information on licensing options and pricing please drop a request at: contact.\n\nT2M’s broad Wireless and Cellular IP cores also includes matching Digital and SW IPs for these RF Transceiver IP cores including, Bluetooth SW Stack and profiles, 5G UE and g-nodeB L1-L2-L3 Stack IPs, NB-IoT Protocol Stack SW + Digital, GNSS Multi-constellation Digital IP with ultra-low power and high performance. The wide portfolio also includes Interface and high speed Analog data convertors. These IPs are available for immediate licensing\n\nAbout T2M: T2M-IP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1376432331543285779/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1373215119923744783",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to introduce its partner’s largest portfolio of Verification IP Cores. These VIPs are compatible with all verification languages, platforms and methodologies supporting all simulation, emulation and formal verification tools used in a Chip design verification flow.<br /><br />With the increasing complexity of the SoC nowadays, the importance of Verification IP Cores is ever increasing to be used at multiple stages in a design flow. The Verification components are developed to achieve capabilities on high-level verification languages (HVLs). The VIP Cores are configurable, reusable plug-and-play verification solutions for standard interfaces based on HVL. All the verification IP Cores available for licensing come with advanced commands, configurations, and a status reporting interface making it very easy to use and debug. The verification IP Cores can also be customized to meet your needs if off the shelf solution is not available.<br /><br />The wide variety of available VIP Cores, range from many different types of versions and standards for Interfaces based applications of USB, MIPI (CSI, DSI, D-PHY, C-PHY, RFFE, I3C, Unipro, UFS), Ethernet, Storage and Video (DDR, DisplayPort, HDMI, PCIe, NVM, SATA), Networking (CPRI, eCPRI, SDIO, UHS), Automotive and Serial Bus (UART, CAN, JESD204, JESD207, SPI, IEC7816). Apart from these VIP Cores, customizable verification tools can be designed in a very short amount of time to cater to any kind of testbench verification. <br /><br />The Verification IP Cores are inherently supported in System Verilog VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E, and non-standard verification environment. The VIP Cores come with complete regression suite containing all the testcases and examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor with detailed documentation of all class, task and functions used in verification env. Easy to use command interface simplifies testbench control and configuration resulting in faster testbench development and more complete verification and a simplified result analysis.<br /><br />Verification IP Cores are available independently or alongside Design IP solution as a packaged solution. The VIPs have been used in semiconductor industry’s Cellular, Storage, Multimedia, Networking, Automotive and other Consumer Electronic SoC design verifications worldwide.<br /><br />In addition to Verification IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, MIPI, HDMI, Display Port, PCIe, DDR, 10/100/1000 Ethernet, Serial ATA, V by One, programmable SerDes, SD/eMMC and many more IP Cores available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.<br /><br />Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo<br /><br />About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1373215119923744783",
"published": "2022-05-17T08:26:37+00:00",
"source": {
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to introduce its partner’s largest portfolio of Verification IP Cores. These VIPs are compatible with all verification languages, platforms and methodologies supporting all simulation, emulation and formal verification tools used in a Chip design verification flow.\n\nWith the increasing complexity of the SoC nowadays, the importance of Verification IP Cores is ever increasing to be used at multiple stages in a design flow. The Verification components are developed to achieve capabilities on high-level verification languages (HVLs). The VIP Cores are configurable, reusable plug-and-play verification solutions for standard interfaces based on HVL. All the verification IP Cores available for licensing come with advanced commands, configurations, and a status reporting interface making it very easy to use and debug. The verification IP Cores can also be customized to meet your needs if off the shelf solution is not available.\n\nThe wide variety of available VIP Cores, range from many different types of versions and standards for Interfaces based applications of USB, MIPI (CSI, DSI, D-PHY, C-PHY, RFFE, I3C, Unipro, UFS), Ethernet, Storage and Video (DDR, DisplayPort, HDMI, PCIe, NVM, SATA), Networking (CPRI, eCPRI, SDIO, UHS), Automotive and Serial Bus (UART, CAN, JESD204, JESD207, SPI, IEC7816). Apart from these VIP Cores, customizable verification tools can be designed in a very short amount of time to cater to any kind of testbench verification. \n\nThe Verification IP Cores are inherently supported in System Verilog VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E, and non-standard verification environment. The VIP Cores come with complete regression suite containing all the testcases and examples showing how to connect various components, and usage of Transmitter, Receiver and Monitor with detailed documentation of all class, task and functions used in verification env. Easy to use command interface simplifies testbench control and configuration resulting in faster testbench development and more complete verification and a simplified result analysis.\n\nVerification IP Cores are available independently or alongside Design IP solution as a packaged solution. The VIPs have been used in semiconductor industry’s Cellular, Storage, Multimedia, Networking, Automotive and other Consumer Electronic SoC design verifications worldwide.\n\nIn addition to Verification IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, MIPI, HDMI, Display Port, PCIe, DDR, 10/100/1000 Ethernet, Serial ATA, V by One, programmable SerDes, SD/eMMC and many more IP Cores available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.\n\nAvailability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo\n\nAbout T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1373215119923744783/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1371456428790779921",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "Hello Connections,<br /><br />Are you tired searching for the right career opportunity? Here we have kept the door open for the right talent to join us.<br /><br />Kindly feel free to get in touch with us if you are a passionate, smart, and talented engineer and looking for the right opportunity to grow. <br /><br /><a href=\"https://www.minds.com/search?f=top&t=all&q=Hiring\" title=\"#Hiring\" class=\"u-url hashtag\" target=\"_blank\">#Hiring</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=MarketingSales\" title=\"#MarketingSales\" class=\"u-url hashtag\" target=\"_blank\">#MarketingSales</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=SemiconductorIP\" title=\"#SemiconductorIP\" class=\"u-url hashtag\" target=\"_blank\">#SemiconductorIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=BusinessDevelopment\" title=\"#BusinessDevelopment\" class=\"u-url hashtag\" target=\"_blank\">#BusinessDevelopment</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=WorldwideSales\" title=\"#WorldwideSales\" class=\"u-url hashtag\" target=\"_blank\">#WorldwideSales</a> ",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1371456428790779921",
"published": "2022-05-12T11:58:12+00:00",
"source": {
"content": "Hello Connections,\n\nAre you tired searching for the right career opportunity? Here we have kept the door open for the right talent to join us.\n\nKindly feel free to get in touch with us if you are a passionate, smart, and talented engineer and looking for the right opportunity to grow. \n\n#Hiring #MarketingSales #SemiconductorIP #BusinessDevelopment #WorldwideSales ",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1371456428790779921/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1370689613433147402",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the licensing of its partner’s USB 3.0 PHY IP with matching Controller IP Cores which is silicon proven and in mass production, to a Chinese company for their High-performance multimedia SoC.<br /><br />USB 3.0 PHY IP Cores in 16FFC is a transceiver which is provided for peripheral devices. The PHY is compliant with the USB 3.0 (USB SuperSpeed), USB 2.0 PIPE and UTMI specifications. The USB 3.0 PHY IP Cores transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high data throughput. The USB 3.0 PHY IP Cores comprises a complete on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, built-in self-test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs. <br /><br />Compliant with Universal Serial Bus 3.0 Specification the USB 3.0 PHY IP Cores in 16FFC, supports 5.0GT/s and 2.5GT/s serial data transmission rates and is also compliant with PIPE 3.1. The 16FFC process technology is also backward compatible with support for High-speed data transfer rate of 480 Mbps and Full-speed data transfer rate of 12 Mbps. With the support for 16-bit/ 32-bit parallel interface when encode/decode enabled and 20-bit when encode/decode bypassed the IP Cores has low jitter automatically calibrated oscillator for crystal-less mode.<br /><br />Additional support of the Build-In-Self-Test (BIST) mode for low-cost TEG/ATE testing and flexible reference clock frequency makes the IP Cores highly reliable and is able to achieve a Spread-Spectrum clock (SSC) generation and receiving of 5000ppm to 0ppm. The IP Cores also boasts a low IP area and low power consumption due to programmable transmit amplitude and De-emphasis, Low Frequency Periodic Signalling (LFPS) generation and detection, and a highly efficient L1 sub-state power management system.<br /><br />USB 3.0 PHY IP Core in 16FFC process technology along with USB 3.0 Host/Device/Hub/OTG Controller IP Cores are available independently or pre-integrated as a fully validated and integrated solution. The IP Core has been used in semiconductor industry’s Cellular Electronics, PC, Data storage (SSDs), Multimedia Devices and other Consumer Electronic products worldwide.<br /><br />In addition to USB 3.0 PHY IP Cores in 16FFC process nodes, T2M ‘s broad silicon Interface IP Cores Portfolio includes other versions of USB, PCIe, Serial ATA, HDMI, Display Port, MIPI, DDR, 10/100/1000 Ethernet, V by One, programmable SerDes, SD/eMMC and many more Controllers with matching PHYs, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.<br /><br />Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo<br /><br />About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com<br />",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1370689613433147402",
"published": "2022-05-10T09:11:09+00:00",
"source": {
"content": "T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the licensing of its partner’s USB 3.0 PHY IP with matching Controller IP Cores which is silicon proven and in mass production, to a Chinese company for their High-performance multimedia SoC.\n\nUSB 3.0 PHY IP Cores in 16FFC is a transceiver which is provided for peripheral devices. The PHY is compliant with the USB 3.0 (USB SuperSpeed), USB 2.0 PIPE and UTMI specifications. The USB 3.0 PHY IP Cores transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high data throughput. The USB 3.0 PHY IP Cores comprises a complete on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, built-in self-test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs. \n\nCompliant with Universal Serial Bus 3.0 Specification the USB 3.0 PHY IP Cores in 16FFC, supports 5.0GT/s and 2.5GT/s serial data transmission rates and is also compliant with PIPE 3.1. The 16FFC process technology is also backward compatible with support for High-speed data transfer rate of 480 Mbps and Full-speed data transfer rate of 12 Mbps. With the support for 16-bit/ 32-bit parallel interface when encode/decode enabled and 20-bit when encode/decode bypassed the IP Cores has low jitter automatically calibrated oscillator for crystal-less mode.\n\nAdditional support of the Build-In-Self-Test (BIST) mode for low-cost TEG/ATE testing and flexible reference clock frequency makes the IP Cores highly reliable and is able to achieve a Spread-Spectrum clock (SSC) generation and receiving of 5000ppm to 0ppm. The IP Cores also boasts a low IP area and low power consumption due to programmable transmit amplitude and De-emphasis, Low Frequency Periodic Signalling (LFPS) generation and detection, and a highly efficient L1 sub-state power management system.\n\nUSB 3.0 PHY IP Core in 16FFC process technology along with USB 3.0 Host/Device/Hub/OTG Controller IP Cores are available independently or pre-integrated as a fully validated and integrated solution. The IP Core has been used in semiconductor industry’s Cellular Electronics, PC, Data storage (SSDs), Multimedia Devices and other Consumer Electronic products worldwide.\n\nIn addition to USB 3.0 PHY IP Cores in 16FFC process nodes, T2M ‘s broad silicon Interface IP Cores Portfolio includes other versions of USB, PCIe, Serial ATA, HDMI, Display Port, MIPI, DDR, 10/100/1000 Ethernet, V by One, programmable SerDes, SD/eMMC and many more Controllers with matching PHYs, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.\n\nAvailability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo\n\nAbout T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com\n",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1370689613433147402/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1370689008572567553",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "USB 3.0 PHY IP Cores in 16FFC process technology with High performance backplane interconnect licensed to a Chinese company for Multimedia SoC application.<br /><br />For More Info Visit on: <a href=\"https://t-2-m.com/news/usb-3-0-phy-ip-cores-16ffc-process-technology\" target=\"_blank\">https://t-2-m.com/news/usb-3-0-phy-ip-cores-16ffc-process-technology</a><br /><br /><a href=\"https://www.minds.com/search?f=top&t=all&q=USBPHYIPCores\" title=\"#USBPHYIPCores\" class=\"u-url hashtag\" target=\"_blank\">#USBPHYIPCores</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=16FFCprocesstechnology\" title=\"#16FFCprocesstechnology\" class=\"u-url hashtag\" target=\"_blank\">#16FFCprocesstechnology</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=USBPHYIP\" title=\"#USBPHYIP\" class=\"u-url hashtag\" target=\"_blank\">#USBPHYIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=USBIP\" title=\"#USBIP\" class=\"u-url hashtag\" target=\"_blank\">#USBIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=USB3\" title=\"#USB3\" class=\"u-url hashtag\" target=\"_blank\">#USB3</a>.0",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1370689008572567553",
"published": "2022-05-10T09:08:45+00:00",
"source": {
"content": "USB 3.0 PHY IP Cores in 16FFC process technology with High performance backplane interconnect licensed to a Chinese company for Multimedia SoC application.\n\nFor More Info Visit on: https://t-2-m.com/news/usb-3-0-phy-ip-cores-16ffc-process-technology\n\n#USBPHYIPCores #16FFCprocesstechnology #USBPHYIP #USBIP #USB3.0",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1370689008572567553/activity"
},
{
"type": "Create",
"actor": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"object": {
"type": "Note",
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1369272674118799367",
"attributedTo": "https://www.minds.com/api/activitypub/users/1353620775373901844",
"content": "T2M offers Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 4.0 Base Specification with support of PIPE 4.4 interface spec.<br /><br />For More Info Visit On: <a href=\"https://t-2-m.com/semiconductor-ip-core/interface-pcie-4-0-phy-silicon-proven-ip\" target=\"_blank\">https://t-2-m.com/semiconductor-ip-core/interface-pcie-4-0-phy-silicon-proven-ip</a><br /><br /><a href=\"https://www.minds.com/search?f=top&t=all&q=PCIePHYIP\" title=\"#PCIePHYIP\" class=\"u-url hashtag\" target=\"_blank\">#PCIePHYIP</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=PCIe4\" title=\"#PCIe4\" class=\"u-url hashtag\" target=\"_blank\">#PCIe4</a>.0PHY <a href=\"https://www.minds.com/search?f=top&t=all&q=PCIe4\" title=\"#PCIe4\" class=\"u-url hashtag\" target=\"_blank\">#PCIe4</a>.0PHYIPCore <a href=\"https://www.minds.com/search?f=top&t=all&q=PHYIPCore\" title=\"#PHYIPCore\" class=\"u-url hashtag\" target=\"_blank\">#PHYIPCore</a> <a href=\"https://www.minds.com/search?f=top&t=all&q=PCIexpress\" title=\"#PCIexpress\" class=\"u-url hashtag\" target=\"_blank\">#PCIexpress</a>",
"to": [
"https://www.w3.org/ns/activitystreams#Public"
],
"cc": [
"https://www.minds.com/api/activitypub/users/1353620775373901844/followers"
],
"tag": [],
"url": "https://www.minds.com/newsfeed/1369272674118799367",
"published": "2022-05-06T11:20:44+00:00",
"source": {
"content": "T2M offers Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 4.0 Base Specification with support of PIPE 4.4 interface spec.\n\nFor More Info Visit On: https://t-2-m.com/semiconductor-ip-core/interface-pcie-4-0-phy-silicon-proven-ip\n\n#PCIePHYIP #PCIe4.0PHY #PCIe4.0PHYIPCore #PHYIPCore #PCIexpress",
"mediaType": "text/plain"
}
},
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/entities/urn:activity:1369272674118799367/activity"
}
],
"id": "https://www.minds.com/api/activitypub/users/1353620775373901844/outbox",
"partOf": "https://www.minds.com/api/activitypub/users/1353620775373901844/outboxoutbox"
}